# 長龍國際

# 先進的半導體 3D封裝專利技術

# 全球半導體與記憶體 中國的記憶體產業增長 2D到3DNAND需求向上提升 記憶體封裝技術 長龍國際半導體3D封裝技術

## 全球半導體和記憶體市場



記憶體佔全球半導體四分之一的產量

## 數據存取需求爆炸性的成長



1 ZB = 10<sup>21</sup> bytes = 1000,000,000,000 GB

大數據顯示"移動/計算應用中的廣泛部署而正在創建。 數據是未來十年的新"石油"。

## 中國的記憶體需求



# **NAND Flash**需求



# 各廠3D封裝技術進程

	Manufacturers	2012	2013	1H14	2H14	1H15	2H15	2016	2017
		21 nm		19 nm	16 nm		14 nm	12(	10) nm
	SAMSUNG		24 L	NLC TLC	32	TLC SSD	_ 48 L		64 L
		3D NAN		MLC SSD		TLC	MLC	TLC	
	TOSHIBA	24 nm 19	nm A	-19 nm		15 nm		12(	10) nm
	SanDisk				SSD	eMMC SSD	3D NAND	48 L MLC TLC	64 L
		20 nm		16 nm				12 nm	
	FLASH TECHNOLOGIES an intel microm wereare				TLC SSD		3D NAN	32 L MLC TI	_48 L
		25 nm 20	) nm	16 nm	TIO			12(	10) nm
	SK hynix				TLC SSD		3D NAN	32(36) L MLC	48 L

# 全球半導體中心的戰略圖



# 3D NAND發展進程



3D NAND技術提供的擴展經濟效益顯著降低了









# 3D封裝技術應用範圍



# 各種堆疊方式應用範圍



## 記憶替封裝趨勢

趨勢

目前技術



L=1.4mm, T=1.2mm, V=1.0mm, W=0.8mm, U=0.65mm, X=0.50mm

## LFBGA-SD8 (NAND)

Package Features

- LFBGA 14x18mm 152LD
- NAND Die Size : 9.7x17.1mm
- Device : 20nm Non-LowK NAND
- Wafer thickness : 60um
- Mold cap: 0.84mm
- 2-lyr / 0.13mmT laminate substrate

## **Key Technologies**

- 20nm NAND die
- 0.5mm overhang W/B with 60um die thickness
- 2-passes DA for the 8 dies stack

#### **Current Status**

• HVM since 2011





## 記憶體堆疊晶片封裝- MIXED (FBGA-SD6) NAND + DDR + CONTROLLER

### **Package Features**

- VFBGA-SD6 11.5x13mm 153LD
- Nand flash Die Size: 10.33x8.12mm
- DDR Die Size: 6.32x2.69mm
- Controller Die Size: 6.79X1.82mm
- 0.13mm, 3-lyr coreless substrate

## **Key Technologies**

- 0.13T odd layer substrate handing
- SSB loop for die to die and die to substrate
- Warpage control w/ 3L substrate

## **Current Status**

• HVM since 2012





## FLGA-SD9 (USB)

Package Features

- FLGA 11.1x16mm
- Memory Die Size : 8.2x11.1mm
- Controller Die Size: 2.9x2.4mm
- Device : 19nm Non-LowK + 65nm Lowk
   Controller
- Wafer thickness : 68um x 8 dies + 150um Controller
- 2-lyr / 0.21mmT laminate substrate

## **Key Technologies**

- 19nm NAND die
- 8-Die Stack with Die-to-die bonding
- One-pass for the 8 NAND dies stack

## **Current Status**

• HVM









## **Memory Stacked-Die**

## **Package Features**

- FBGA 11.5x13mm 221LD e-MCP
- 4.115x1.385(Controller) : 60um
- 9.647x8.070(DRAM) : 75um
- 1.208x7.171(Nand) : 60um •
- 9.00x8.00 (Film spacer) : 53um
- 2-lyr / 0.41mmT laminate substrate

## **Key Technologies**

- 60um NAND flash die
- Film spacer application •
- **Dolmen and NAND cascade structure** •

## **Current Status**

• HVM from '2016





Image Sensor + I/O Logic Chips

# 堆疊矽模塊連接在基板上



## 半導體3D堆疊方式











# 3D封裝專利清單

項目	專利號	案弓名稱			
1	US7383630	Method for making a circuit plate			
2	US6774473	Semiconductor chip module			
3	US6420788	Method for mounting a semiconductor chip on a substrate and semiconductor device adapted for mounting on a substrate			
4	US6437448	Semiconductor device adapted for mounting on a substrate			
5	US7176573	Semiconductor device with a multi-level interconnect structure and method for making the same			
6	1241009	一種形成玄砲凸塊的方法及具布如此形成之電凸塊的裝置			
7	1292178	堆疊式半導體晶片封裝體			
8	US7411285	Low profile stacked semiconductor chip package			
9	ZL200510117763.5	堆疊式半導體晶片封裝體			
10	US8076775	Semiconductor package and method for making the same			
11	US7672130	Heat dissipating device			
12	ZL201110036515.3	散熱裝置			
	1 2 3 4 5 6 7 8 8 9 9 10 10 11	1         US7383630           2         US6774473           3         US6420788           4         US6437448           5         US7176573           6         I241009           7         I292178           8         US7411285           9         ZL200510117763.5           10         US8076775           11         US7672130			

# 長龍國際專利與台積電堆疊 封裝產品的侵權比對

PATENT CLAIM 1 (US6704609)         台積電產品           A multi-chip semiconductor module, 台積電產品、包含:         comprising:           A chip-mounting member including first 一個包括 first 和 second substrates 的 and second substrates;         chip-mounting member;           Said first substrate having opposite first 該 first substrate 具有 first 和 second suffices, a plurality of first surfaces, 數個質穿腋 first 和 second conductive vias that extend through said surfaces 的 first conductive vias, 及一布 first and second surfaces, and a first circuit 該 second surface 上且是電氣連接至該等 hayout patterned on said second surface first conductive vias 的 first circuit layout; and connected electrically to said first conductive vias;           Said second surfaces, a plurality of second surfaces, 數個質穿腋 second substrate having opposite first 該 second substrate 具有 first 和 second and second surfaces, a plurality of second surfaces, 數個質穿腋 second substrate conductive vias;           Said second surfaces, a plurality of second surfaces, 數個質穿腋 second substrate first 和 second surfaces of said second surfaces 的 second surfaces 的 second surfaces 的 second surfaces of said second surfaces 的 second surfaces 的 second surfaces of said second conductive vias, 一在該 second surfaces		
comprising: A chip-mounting member including first —個包括 first 和 second substrates 的 and second substrates; chip-mounting member; Said first substrate having opposite first 該 first substrate 具有 first 和 second and second surfaces, a plurality of first surfaces, 數個質穿該 first 和 second conductive vias that extend through said first and second surfaces, and a first circuit is second surface 上且是電氣連接至該等 hayout patterned on said second surface first and connected electrically to said first conductive vias; Said second substrate having opposite first 該 second substrate 具有 first 和 second and second surfaces, a plurality of second surfaces, 數個質穿該 second substrate conductive vias; Said second surfaces, a plurality of second surfaces, 數個質穿該 second substrate conductive vias that extend through said 之 first 和 second surfaces 的 second		Li in Terseu
A chip-mounting member including first —個包括 first 和 second substrates 前 and second substrates; chip-mounting member; Said first substrate having opposite first 該 first substrate 具有 first 和 second and second surfaces, a plurality of first surfaces, 數個質穿該 first 和 second conductive vias that extend through said surfaces 的 first conductive vias, 及一在 first and second surfaces, and a first circuit ig second surface 上且是曬氣連接至該等 layout patterned on said second surface first conductive vias 的 first circuit layout; and connected electrically to said first conductive vias; Said second substrate having opposite first ig second substrate 具有 first 和 second and second surfaces, a plurality of second surfaces, 數個質穿該 second substrate conductive vias;	A multi-chip semiconductor module,	台積電產品。包含:
and second substrates; Said first substrate having opposite first 該 first substrate 具有 first 和 second and second surfaces, a plurality of first surfaces, 數個貫穿該 first 和 second conductive vias that extend through said surface 的 first conductive vias, 及一右 first and second surfaces, and a first circuit 該 second surface 上且是電氣連接至該第 layout patterned on said second surface first conductive vias 的 first circuit layout and connected electrically to said first conductive vias; Said second surfaces, a plurality of second surfaces, 數個貫穿該 second substrate and second surfaces, a plurality of second surfaces, 數個貫穿該 second substrate conductive vias that extend through said 2 first 和 second surfaces 的 second		
Said first substrate having opposite first 該 first substrate 具有 first 和 second and second surfaces, a plurality of first surfaces, 數個貫穿該 first 和 second conductive vias that extend through said surfaces 的 first conductive vias, 及一台 first and second surfaces, and a first circuit 該 second surface 上且是電氣連接至該等 hayout patterned on said second surface first conductive vias 的 first circuit layout and connected electrically to said first conductive vias; Said second surfaces, a plurality of second surfaces, 數個貫穿該 second substrate and second surfaces, a plurality of second surfaces, 數個貫穿該 second substrate conductive vias that extend through said 之 first 和 second surfaces 的 second	A chip-mounting member including first	一個包括 first 和 second substrates 的
and second surfaces, a plurality of first surfaces, 數個質穿腋 first 和 second conductive vias that extend through said surfaces 的 first conductive vias, 及一布 first and second surfaces, and a first circuit it second surface 上且是電氣連接至該等 layout patterned on said second surface first conductive vias 的 first circuit layout and connected electrically to said first conductive vias; Said second substrate having opposite first its second substrate 具有 first 和 second surfaces, a plurality of second surfaces, 數個質穿該 second substrate conductive vias that extend through said 之 first 和 second surfaces 的 second second surfaces 的 second surfaces 的 second se	and second substrates;	chip-mounting member;
conductive vias that extend through said surfaces 的 first conductive vias, 及一布 first and second surfaces, and a first circuit 該 second surface 上且是電氣連接至該等 layout patterned on said second surface first conductive vias 的 first circuit layout and connected electrically to said first conductive vias; Said second substrate having opposite first 該 second substrate 具有 first 和 second and second surfaces, a plurality of second surfaces, 數個貫穿該 second substrate conductive vias that extend through said 之 first 和 second surfaces 的 second	Said first substrate having opposite first	該 first substrate 具有 first 和 secon
first and second surfaces, and a first circuit 該 second surface 上且是電氣連接至該等 layout patterned on said second surface first conductive vias 的 first circuit layout and connected electrically to said first conductive vias; Said second substrate having opposite first 該 second substrate 具有 first 和 second and second surfaces, a plurality of second surfaces, 數個貫穿該 second substrate conductive vias that extend through said 之 first 和 second surfaces 的 second	and second surfaces, a plurality of first	surfaces, 數個質穿該 first 和 second
layout patterned on said second surface first conductive vias 的 first circuit layout and connected electrically to said first conductive vias; Said second substrate having opposite first 故 second substrate 具有 first 和 second and second surfaces, a plurality of second surfaces, 數個貫穿該 second substrat conductive vias that extend through said 之 first 和 second surfaces 的 second	conductive vias that extend through said	surfaces 的 first conductive vias, 及一右
and connected electrically to said first conductive vias; Said second substrate having opposite first 該 second substrate 具有 first 和 second and second surfaces, a plurality of second surfaces, 數個實穿該 second substrat conductive vias that extend through said 之 first 和 second surfaces 的 second	first and second surfaces, and a first circuit	該 second surface上且是電氣連接至該等
conductive vias; Said second substrate having opposite first 腋 second substrate 具有 first 和 second and second surfaces, a plurality of second surfaces, 數個質穿腋 second substrat conductive vias that extend through said之 first 和 second surfaces 的 secon	layout patterned on said second surface	first conductive vias 🏟 first circuit layout
Said second substrate having opposite first $\hat{\mathbf{m}}$ second substrate $A\bar{\eta}$ first $\hat{\mathbf{n}}$ second and second surfaces, a plurality of second surfaces, $\hat{\mathbf{m}}$ and $\hat{\mathbf{p}}$ second substrat conductive vias that extend through said $\hat{\mathbf{z}}$ first $\hat{\mathbf{n}}$ second surfaces $\hat{\mathbf{m}}$ second	and connected electrically to said first	
and second surfaces, a plurality of second surfaces, 數個質穿腋 second substrat conductive vias that extend through said之 first 和 second surfaces 的 secon	conductive vias;	
conductive vias that extend through said $\stackrel{>}{\sim}$ first $rak{n}$ second surfaces $rak{m}$ secon	Said second substrate having opposite first	該 second substrate 具有 first 和 secon
	and second surfaces, a plurality of second	surfaces, 數個貫穿該 second substrat
first and second surfaces of said second conductive vias, 一在該 second sustrat	conductive vias that extend through said	之 first 和 second surfaces 的 secon
	first and second surfaces of said second	conductive vias, 一在該 second sustrat

conductive vias that extend through said之 first 和 second surfaces 的 second first and second surfaces of said second conductive vias, 一在該 second sustants substrate, a second circuit layout patterned  $\geq$  second surface 上且是電氣連接至該等 on said second surface of said second second conductive vias 的 second circuit substrate and connected electrically to said layout, 及— first chip-receiving opening, second conductive vias, and a first

#### chip-receiving opening formed therein;

Said first surface of said second substrate 嵌 second substrate 的 first surface 是結合 being bonded on said second surface of 在該 first substrate 的 second surface 上以 said first substrate such that said second 账於該 second circuit layout 是經由 first circuit layout is connected electrically to 和 second conductive vias 來電氣連接到 said first circuit layout through said first is first circuit layout and second conductive vias:

an second conductive cas,

A first semiconductor chip disposed in 一量於該 first chip-receiving opening 內 said first chip-receiving opening and 且具有一 first contact pad surface 安徽 having a first contact pad surface mounted 在該 first substrate 之 second surface 上的 on said second surface of said first first semiconductor chip, 該 first contact substrate, said first contact pad surface pad surface 是形成有數個 first contact being formed with a plurality of first pads; contact pads:

First conductor means for connecting 用於把該等 first contact pads 電氣連接到 electrically said first contact pads to said 該 first circuit layout 的 first conductor first circuit layout; means; A second semiconductor chip having a 一具有一 second contact pad surface 在

contract pads; First conductor means for commercing 用於把版碼 first contact pads **机低调 #** electrically said first contact pads to said 訳, first circuit layout #9 first conductor first circuit layout; A second semiconductor chip having a 一品所一 second contact pad surface 往 second contact pad surface mounted on 該 second substrate之 second surface 上的 said second surface of said second second semiconductor chip, 該 second substrate, said second contact pad surface contact pad surface 是形成有數個 second being formed with a phurality of second contact pads; 及 contact pads; and

Second conductor means for connecting 用於把該等 second contact pads 電氣連 electrically said second contact pads to 撤到該 second circuit layout 的 second said second circuit layout.



First carcuit Substrate

# 長龍國際專利與日月光代工 APPLE指紋辨識產品的侵權比對

#### US6774473 與日月光 SiP Side by Side BGA 產品比較



#### US6774473 專利的申請專利範圍第1項

1. A semiconductor chip module comprising:

- a chip-mounting member having opposite first and second surface a set of first circuit traces, and a plurality of plated through holes that extend through said first and second surfaces and that are connected to said first circuit traces;
- a first semiconductor chip having a pad mounting surface with a plurality of contact pack provided thereon;
- a first dialectric tape member for bonding adhesively said first semiconductor chip on said chip-mounting member;
- a first conclusion unit for connecting electrically said contact pads of said first semiconductor chip and said first circuit traces; and
- a plurality of solder balls disposed on one of said first and second surfaces of said chip-mounting member, each of said solder balls being aligned with and being connected to a respective one of said plated through holes in said chip-mounting member,
- wherein said first circuit traces and said first semiconductor chip are disposed on a same one of said first and second surfaces of said chip-mounting member;
- said first dielectric tape member bonds adhesively said pad mounting surface of said first semiconductor chip on said same one of said first and second surfaces of said chip-mounting member, and is formed with a plurality of holes at positions registered with said contact pads of said first semiconductor chip; and
- said first conductor unit includes a plurality of conductive contact balls that are disposed within said holes in said first dielectric tape member to establish electrical connection between said contact pads of said first semiconductor chip and said first circuit traces.

conductor chip and said first circuit traces.

sud chip-meaning member, and is formed with a pluratity of holes all positions registered with suit contact pade of suid first semiconductor ship; and said first conductor unit includes a plurality of conductive contact balls that are disposed within suid holes it suit first dielectric type member to establish electrical connection between said contact pads of said first seminection between said contact pads of said first semi-

# 長龍國際專利與日月光代工 APPLE指紋辨識產品的侵權比對

#### US6774473 與指紋辨識產品的文字比對

PATENT CLAIM 1 (US6774473) A semiconductor chip module,	指紋辨識產品 指紋辨識產品
-	1010077809200-050-
comprising: A chip-mounting member having opposite	/III chin mounting member
first and second surface a set of first	
circuit traces, and a plurality of plated	
through holes that extend through said	
first and second surfaces and that are	-
	surfaces and that are connected to sat
	first circuit traces;
A first semiconductor chip having a pad	
mounting surface with a plurality of	
	surface;
A first dielectric tape member for bonding	
adhesively said first semiconductor chip	
	chip-mounting member 上;
A first conductor unit for connecting	一個 first conductor unit, 其用於把
electrically said contact pads of said first	first semiconductor chip 的 contact pads §
semiconductor chip and said first circuit	該 first circuit traces 電氣連接;
traces; and	
A plurality of solder balls disposed on one	
of said first and second surfaces of said	chip-mounting member 的 second surfac
chip-mounting member, each of said	每個 solder ball 是連接到對應的 plate
solder balls being aligned with and being	through hole;
connected to a respective one of said	
plated through holes in said	
chip-mounting member;	
Wherein said first circuit traces and said	其中,first circuit traces 與 fir
first semiconductor chip are disposed on a	
same one of said first and second surfaces	
of said chip-mounting member;	
Said first dielectric tape member bonds	蒋 first dielectric tape member 把蒋 fir
adhesively said pad mounting surface of	
said first semiconductor chip on said same	
one of said first and second surfaces of	
	The second

of said chip-mounting member. Said first dielectric tape member bonds 誠 first dielectric tape member 把誠 first adhesively said pad mounting surface of semiconductor chip 約 pad mounting said first semiconductor chip on said same one of said first and second surfaces of 約 first surface 上,而且是形成有數值 said chip-mounting member, and is hole 在對應於該 first semiconductor chip formed with a plurality of holes at 的 contact pad 的位置;及 positions registered with said contact pads

of said first semiconductor chip; and

Said first conductor unit includes a 該 first conductor unit 包括置於該 first phurality of conductive contact balls that dielectric tape member 的 hole 內的 are disposed within said holes in said first dielectric tape member to establish semiconductor chip 與 first circuit traces electrical connection between said contact pads of said first semiconductor chip and

said first circuit traces.



# 長龍國際專利與SAMSUNG 堆疊封裝的侵權比對

PATENT CLAIM 1 (US8076775) Samsung 憲品	
A semiconductor package, comprising: Samsung 產品, 包含:	portion of said first segment of said
A semiconductor substrate having front — @ chip-mounting member, [5]	internal wiring;
	A second outer insulator layer disposed at 數 個 solder balls, 其 殷 〕
and rear sides, two opposite lateral sides chip-mounting member 具有 first and	said rear side of said semiconductor chip-mounting member 的 second s
transverse to said front and rear sides, a second surface, a set of first circuit traces,	substrate and having a portion that is 每個 solder ball 是連接到對應的
pad-mounting face disposed at said front and a plurality of plated through holes that	formed on said third segment of said through hole;
side, and at least one bonding pad formed extend through said first and second	internal wiring and that is formed with at
on said pad-mounting face; surfaces and that are connected to said	least one second wire-connecting hole
first circuit traces; (through holes 在圖中	which exposes a portion of said third
沒有被描繪出來,它們的位置就是在	segment of said internal wiring;
solder ball 的位置, 貫穿腋 chip-mounting	A wire-defining layer formed on said first 其中, first circuit traces 與
member, 與 first circuit trace 連接)	inner insulator layer and formed with at semiconductor chip 是重於 chip-mo
A first inner insulator layer formed on said—個 first semiconductor chip, 其具有—	least one wire-defining hole that exposes a member #9 first surface;
pad-mounting face and formed with at 個股有數個 contact pads 的 pad mounting	portion of said first inner insulator layer,
least one pad-aligned hole that exposes surface;	said first segment of said internal wiring
said bouding pad;	extending into and through said
At least one internal wiring connected to 一個 first dielectric tape member, 其把該	wire-defining hole and being formed on
said bonding pad, extending therefrom first semiconductor chip 固定在該	said portion of said first inner insulator
through said pad-aligned hole to said front chip-mounting member 1;	layer exposed by said wire-defining hole,
side of said semiconductor substrate, and	said first outer insulator layer further
further extending from said front side of	having another portion that is formed on
said semiconductor substrate along one of	said wire-defining layer, wherein said
said lateral sides of said semiconductor	said wire-defining isyer, wherein said
substrate to said rear side of said	face disposed at said rear side of said
semiconductor substrate, said internal	
wiring including a first segment formed on	semiconductor substrate, and two opposite
said first inner insulator layer, a second	side faces disposed at said lateral sides,
segment disposed at said one of said	respectively, and interconnecting said
lateral sides of said semiconductor	pad-mounting face and said rear face, said
substrate, and a third segment disposed at	second segment of said internal wiring
said rear side of said semiconductor	being formed on one of said side faces that
substrate:	is disposed at said one of said lateral sides,
A first outer insulator disposed at said—個 first conductor unit, 其用於把該	said third segment of said internal wiring
front side of said semiconductor substrate first semiconductor chip (?) contact pads (?)	being formed on said rear face of said
and having a portion that is formed on said 該 first circuit traces 電氣連接;	semiconductor substrate; and;
first segment of said internal wiring and	A second inner insulator layer that is in first dielectric tape member #2
that is formed with at least one first	formed on said rear face of said semiconductor chip #j pad mo
wire-connecting hole which exposes a	semiconductor substrate and that is surface 固定在腋 chip-mounting m
survivance and which which who a	formed with at least one wire-extension 的 first surface 上, 而且是形成林
	formed with at least one ware-extension (3) fast surface I., (1) H.M.M.M.

wire-connecting hole which exposes that is formed with at least one first brst segment of said miseraal wiring and

的 first surface 上, 而且是形成有數量 substrate and that is surface [1] E (L.M. chip-mounting memb mued on said new face of said semiconductor chip #3 pad mounta second mner mulator layer that to a task delectric tape member fillif firs

# 長龍國際專利與SAMSUNG堆 疊封裝的侵權比對





Pad mounting surfa

# 長龍國際專利與INTEL CPU 的侵權比對

	PATENT CLAIM 1 (US6774473)	Intel CPU 產品
	A semiconductor chip module,	Intel CPU 產品,包含:
	comprising:	
	A chip-mounting member having opposite	— 個 chip-mounting member, 該
	first and second surface a set of first	chip-mounting member 具有 first and
,	circuit traces, and a plurality of plated	second surface, a set of first circuit traces,
1	through holes that extend through said	and a plurality of plated through holes that
	first and second surfaces and that are	extend through said first and second
	connected to said first circuit traces;	surfaces and that are connected to said
		first circuit traces; (through holes 在圖中
		沒有被描繪出來,它們的位置就是在
		solder ball 的位置,貫穿該 chip-mounting
		member,與 first circuit trace 連接)
		一個 first semiconductor chip, 其具有一
	mounting surface with a plurality of	個設有數個 contact pads 的 pad mounting
		surface;
		一個 first dielectric tape member,其把該
	adhesively said first semiconductor chip	first semiconductor chip 固定在該
		chip-mounting member 上;
		一個 first conductor unit, 其用於把該
		first semiconductor chip 的 contact pads 與
	semiconductor chip and said first circuit	該 first circuit traces 電氣連接;
	traces; and	
		數個 solder balls, 其設於該
	1	chip-mounting member 約 second surface,
		每個 solder ball 是連接到對應的 plated
	solder balls being aligned with and being	-
	connected to a respective one of said	
	plated through holes in said	
	chip-mounting member;	
	1	其中, first circuit traces 與 first
		semiconductor chip 是實於 chip-mounting
	same one of said first and second surfaces	member 🕅 first surface;
	of said chip-mounting member;	
	-	該 first dielectric tape member 把該 first
		semiconductor chip 的 pad mounting
	-	surface 固定在該 chip-mounting member
	one of said first and second surfaces of	的 first surface 上,而且是形成有數個
		的 first surface 上。而且是形成有數值
		surface 固定在該 chip-mounting member
	amore and any has many a survey at	Summer and 11 from management

ot said chip-mounting member, Said first dielectric tape member bonds 誠 first dielectric tape member 把誠 first adhesively said pad mounting surface of semiconductor chip 約 pad mounting

same one of said first and second surfaces member 163 first surface,

anna ann caran amar ann anna a' ann ann a' ann ann a' ann a' ann a' ann a' ann a' ann a' a' a' a' a' a' a' a' a I semiconductor chip are disposed on a semiconductor chip 🕀 🗰 🎼 chip-mount said chip-mounting member, and is hole 在對應於該 first semiconductor chip formed with a plurality of holes at 的 contact pad 的位置。及 positions registered with said contact pads of said first semiconductor chip; and

Said first conductor unit includes a 該 first conductor unit 包括置於該 first plurality of conductive contact balls that dielectric tape member 的 hole 內的 are disposed within said holes in said first dielectric tape member to establish electrical connection between said contact pads of said first semiconductor chip and

said first circuit traces.





# 長龍國際專利與ETAG的侵權比對

PATENT CLAIM 1 (US6774473)	ETAG
A semiconductor device adapted for	ETAG, 包含:
mounting on a substrate, the substrate	
having a chip-mounting region provided	
with a plurality of solder points, said	
semiconductor device, comprising:	
A semiconductor chip having a	— 個 semiconductor chip, 該
pad-mounting surface provided with a	semiconductor chip 具有一個設有數個
plurality of bonding pads which are	bonding pad 的 pad-mounting surface;
disposed on said pad-mounting surface;	
A plurality of conductive first bumps	數個電氣地且分別地連接到該等
electrically and respectively connected to	bonding pads 約 first bump;
and protruding from said bonding pads;	
A photoresist layer formed on said	一個形成在該 semiconductor chip 之
pad-mounting surface of said	pad-mounting surface 上的 photoresist
semiconductor chip, said photoresist layer	layer, 該 photoresist layer 形成有數個露
being formed with a plurality a access	出對應之 first bump 之一部份的 access
holes registered with and exposing at lest	holes; 及
a portion of a respective one of said first	
bumps on said bonding pads; and	
A plurality of conductive second bumps,	數個 second bump,每個 second bump 具
each of which has a lower portion filling a	有一與對應之 first bump 之該部份電氣
respective one of said access holes to	連接的 lower portion, 及從該 lower
electrically connected with and	portion 延伸出來且自該 photoresist layer
encapsulate said portion of a respective	之 upper surface 突起的 upper portion.
one of said first bumps, and an upper	
portion extending from said lower portion	
and protruding from an upper surface of	I I
said photoresist layer opposite to said	
pad-mounting surface	
-	

First bump First bump Semiconductor chip Pad Upper portion Second bump Photoresist layer Substrate Chip-mounting region Lower portion

pad-mounting surface

encapsulate said portion of a respective one of said first bumps, and an upper portion extending from said lower portion and protruding from an upper surface of said photoresist layer opposite to said

# 

PATENT CLAIM 1 (US6774473)	台積電素品
A semiconductor chip module	台積電產品。包含:
comprising:	
A chip-mounting member having opposite	— 🕼 chip-mounting member, 🗄
	chip-mounting member 具有 first an
	second surface, a set of first circuit traces
• • •	and a plurality of plated through holes that
first and second surfaces and that are	extend through said first and second
connected to said first circuit traces;	surfaces and that are connected to said
	first circuit traces; (through holes 在圖中
	沒有被描繪出來,它們的位置就是在
	solder ball 的位置、實穿該 chip-mounting
	member, 與 first circuit trace 連接)
A first semiconductor chip having a pac	一個 first semiconductor chip, 其具有-
mounting surface with a phurality of	個股有數個 contact pads 的 pad mounting
contact pads provided thereon;	starface;
•	—個 first dielectric tape member, 其把版
	first semiconductor chip 固定在版
on said chip-mounting member;	chip-mounting member 上;
	一個 first conductor unit, 其用於把該
	first semiconductor chip 🕅 contact pads 🖗
semiconductor chip and said first circui	i茨 first circuit traces 電氣連殺;
traces; and	
• • •	數個 solder balls, 其股於朋
	chip-mounting member 的 second surface
	每個 solder ball 是連複到對應的 plate
solder balls being aligned with and being	-
connected to a respective one of said	
plated through holes in said	1
chip-mounting member;	
	其中,first circuit traces 與 firs
	semiconductor chip 是豐於 chip-mounting
same one of said first and second surface	member #9 first surface;
of said chip-mounting member;	
	該 first dielectric tape member 把該 firs
	semiconductor chip 的 pad mounting
	surface 固定在肢 chip-mounting membe
one of said first and second surfaces of	的 first surface 上,而且是形成有數個
one of said first and second surfaces of	的 first surface 上, 而且是形成有數量
said first semiconductor chip on said same	surface Mille (Elif chip-mounting member

sud first dielectric type member bonds 25 first dielectric type member 2015 firs adhesively said pad mounting surface of semiconductor chip #3 pad mounting

of said chip-mounting member

said chip-mounting member, and is hole 在對爆除族 first semiconductor chip formed with a phurality of holes at positions registered with said contact pads of said first semiconductor chip; and Said first conductor unit includes a 該 first conductor unit 包括重於該 first phurality of conductive contact balls that dielectric tape member 的 hole 內的 are disposed within said holes in said first dielectric tape member to establish semiconductor chip 纲 first circuit traces electrical connection between said contact confict tape member and

said first circuit traces.



Pad mounting surface

First circuit trace

## 長龍國際控股的3D封裝相關專利



## 发则专利证书

Certificate of Invention Patent

中华人民共和国国家知识产权局 STATE INTELLECTURE PROPERTY OFFICE OF THE PROPERTY OFFICE OFFICE OFFICE OF THE PROPERTY OFFICE OFFICE

opvivoj 证书号第550086号 发明专利证书 发 明 名 称, 维叠式半导体芯片封装体 发 明 人: 沈育症 步利号, ZL 2005 1 0117763.5 专利申请日,2005年11月10日 专利权人:沈育浓 侵权公告日: 2009年9月16日 本发射经过木局依照中华人民共和国专利法进行审查。决定投于专利权, 硬发本证书 并在专利登记薛上平以登记、专利权自旋权公告之日起生效。 永市利约卡利权期限为二十年,自申请日起岸,专利权人应当依照专利法及其实施加 则视定凝纳半营。徽纳本专利年誉的潮泳是每年11月10日前一个月内。未按照规定做的 寻餐的,专利权自应当撤纳斗誉期满之日起终止。 专利证书记载专利权登记时的法律状况,专利权的转移;盾押、无威、终止、恢复和 专利权人的处名或名称,因将,地址定更等事项记载在专利登记簿上, 周长 田力書 第1页(共1页)

查了其(学了至)

New Contracts Sanoh and State United an Antaratic States

# 長龍國際控股的3D封裝相關專利

#### The Director of the United States Patent and Trademark Office

Has received an application for a patent for a new and useful invention. The title and description of the invention are enclosed. The requirements of law have been complied with, and it has been determined that a patent on the invention shall be granted under the law.

Therefore, this

The United States

of

America

#### United States Patent

Grants to the person(s) having title to this patent the right to exclude others from making, using, offering for sale, or selling the invention throughout the United States of America or importing the invention into the United States of America, and if the invention is a process, of the right to exclude others from using, offering for sale or selling throughout the United States of America, or importing into the United States of America, products made by that process, for the term set forth in 35 U.S.C. 154(a)(2) or (c)(1), rabject to the payment of maintenance fees as provided by 35 U.S.C. 41(b). See the Maintenance Fee Notice on the inside of the cover.

David J. Kypos

Draine of the Dense Date Force and Paratment Office

#### 02 United States Patent Shea (51) LOW PROFILE STACKED SEMICONDUCTOR CHIP PACKAGE (76) Investor: Va-Nang Shen, So. 60, Lone 328, J-Shoa Struct, Noi-Ha Diet, Toipel City (190) (\*) Notice - Subject to any disclaimer, for item of this potent is extended or adjusted under 35 U.S.C. 194(b) by 250 days. (21) Appl. No. 10392,248 (22) Filed: Dec. 14, 2005

Price Publication Data US 2007/0801244-A1 Jan. 4, 2007 **Everyga Application Priority Data** 040 (N.) Bel, CL MRIL 2548 MRIL 2549 (2086-01) (2086-01)

2517664; 257/177; 251/778; 257/774; 257/623.411 (50) Field of Classification Society. 2010;17:20102011 257088, 774, 778, E2001, E21 S14 See application file for complete search history. References Cited (56)

U.S. INTENT DOCUMENTS 

#### 010 Patent No.: US 7,411,285 B2 (10) Date of Patent: Aug. 12, 2008 193.00% 193.000 110.014 5 to a showed 2005 1 AL+ 12005 However at 416 100 \* cited by examiner Primary Jugartury – Nitis Paulch (10) Adversey, Agent, or Firm-Heating History 11.17 ABSTRACT A stacked semiconductor this reckage comprising a first

A standard somico-mbriev vilag perclarge scorage-integ a fast continuation of high being an opport on Kina. In lower workney approach in solid apper soliton, and a plantility of combinitive metal lines formed encode appear and the standard line stend-conductor object, a plantility of motif effective sites of high line semiconductor object and appear and the object of high line semiconductor object and lines an independent of high lines and lower sufficient all lines, associal imperioritization of an and lower sufficient lines, associal imperioritization and a plantility of conductive barring a lower surface and a plantility of conductive barring percention of suid lowers semiconductor object and to do the barring of suid semicon-lege in such as manner that solid colding barring of suid semi-lity is such as manner that solid barring and suid conductor semiconductor object barring is used a series of suid semi-lity is non-there is a solid barring a suid-apper antihore of suid lowers semiconductor objects.

I Chines, 15 Descring Shoets



(57)

## 

#### (12) United States Patent Shen

(10) Patent No.: US 8,076,775 B2 (45) Date of Patent: Dec. 13, 2011

(54)	SEMICONDUCTOR PACKAGE AND METHOD FOR MAKING THE SAME				
(76)	Inventor:	Yu-Nung Shen, Taipei (TW)			
(*)	Notice:	Subject to any disclaimer, the term of this			

patent is extended or adjusted under 35 U.S.C. 154(b) by 73 days.

(21) Appl. No.: 12/357,334 (22) Filed: Jan. 21, 2009

(65) Prior Publication Data

US 2009/0194863 A1 Aug. 6, 2009 Foreign Application Priority Data (30)

Feb. 1, 2008 (TW) ...... 97104403 A

(51) Int.Cl.

H01L 23:04 (2006.01) (52) U.S. CL . 257/730; 257/686; 257/774; 257/E23.023; 257/E23.069; 257/E23.125; 438/106; 438/127; 361/777

See application file for complete search history.

(36) References Cited

#### U.S. PATENT DOCUMENTS

10

7,112,499 B2* 7,633,199 B2* 7,790,505 B2* 2001/0010627 A1* 2005/0051836 A1* 2005/0161799 A1*	9/2006 12/2009 9/2010 8/2001 3/2005 7/2005	Yamure et al. Mihara Boon et al. Lin et al. Akagawa Mihara et al. Jobetto Yang	438/110 257/730 438/113 361/761 257/690 257/690
* cited by examiner			

Privary Essenteer — William D Coleman Assistent Econology — Su Kim [74] Attorney, Agent, or Firm — Christie, Parker & Hale, ÌLÉ

#### ABSTRACT

A semiconductor package includes: a semiconductor sub-strate; an inner insulator kyver formed on the substrate; at least one internal wiring extending from a front side of the sub-strate along one of lateral sides of the substrate to a rear side of the substrate; a first outer insulator layer disposed at the front side of the substrate, formed on the internal wiring, and formed with at least one wire-connecting hole; and a second outer insulator layer disposed at the rear side of the substrate, formed on the internal wiring, and formed with at least one wire-connecting hole which exposes a portion of the internal wiring.

#### 7 Claims, 8 Drawing Sheets



(57)

#### (12) United States Patent (10) Patent No.: US 6,774,473 B1 Shen (45) Date of Patent: (54) SEMICONDUCTOR CHIP MODULE (75) Inventor: Ming-Tung Shen, 4F, No. 52, Sec. 2, Chung-Shan N. Rd, Taipei (TW) (73) Assignce: Ming-Tung Shen, Taipei (TW) (\*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days. (21) Appl. No.: 09/407,204 (22) Filed: Sep. 28, 1999 (57) (30) Foreign Application Priority Data (51) Int. Cl.<sup>7</sup> ...... H01L 23/02; H01L 23/34 References Cited U.S. PATENT DOCUMENTS 5,731,633 A \* 3,1998 Clayton ...... 5,734,264 A \* 7,1998 Tacioka ...... 5,854,507 A \* 12,1998 Microsofi et al. ..... 5,977,640 A \* 11,1999 Berlin et al. ..... 257)723 251,686 251,717

(56)

Aug. 10, 2004

257)718

251/769 251/686 361.687 361/761 . 25/688 251/686 251/686 251/717

\* cited by examiner

Primary Examiner—Steve Lofe Assistant Examiner—Nitio Pavido (74) Attorney, Agent, or Firm-Merchant & Gould, P.C. ABSTRACT

A semiconductor chip modele includes a chip-mounting member having opposite first and second surfaces, a set of circuit traces, and a plurality of plurad through holes that extend through the first and second surfaces and that are connected to the circuit traces. A dielectric tape member bonds adhesively a semiconductor chip on the chip-menting member. A first conductor unit connects electri-entities celly contact pads on a pad mounting surface of the semi-conductor chip and the circuit traces. A plurality of solder balls are disposed on one of the first and second surfaces of the chip-mounting member, are aligned with and are con-nected to the plated through holes in the chip-mounting member, respectively.

#### 8 Claims, 9 Drawing Sheets



## US007176573B2

(10) Patent No.: US 7,176,573 B2

#### **UD United States Patent** Shen

#### (54) SEMICONDUCTOR DEVICE WITH A MULTI-LEVEL INTERCONNECT STRUCTURE AND METHOD FOR MAKING THE SAME

- (76) Inventor: Yu-Nung Shen, 4F, No. 52, Sec. 2,
- Chang-Shan N. Rd., Tsipei City (TW) (\*) Notice: Subject to any dischainer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.
  Princer: Fromber: J.
- (21) Appl. No.: 10/716,948 (22) Filed: Nev. 19, 2003
- Prior Publication Data 1655

#### US 2004/0135257 A1 Jul. 15, 2004 (30)

- **Foreign Application Priority Data**
- (51) Int. Cl. H01L 23/48 (2006.01)

(52) U.S. CL .....



Primary Econom-Nation W. Ha

#### (57) ABSTRACT

A semiconductor device includes a semiconductor die and a multi-level interconnect structure that has a first insulating layer formed on the die, conductive horizontal bodies, each byter terms on the and, conductive horizontal bonas, each of which is connected to a respective bonding ped of the die and has an extension formed on the first insulating layer, a second instituting layer formed on the first insulating layer, and conductive vertical bodies, each of which is connected to the extension of a respective conductive horizontal body and extends through the second insulating layer.

#### 20 Claims, 4 Deaving Sheets



				US007383630B2
	Unite <sup>Shen</sup>	d States Patent		ent No.: US 7, e of Patent:
(54)	METHO	D FOR MAKING A CIRCUIT PLATE	(56)	References Cited
ന്ത ല	Inventor: Netice:	Yu-Nung Shen, 4F, No. 52, Sec. 2, Chung-Shan N. Rd., Talpei City (TW) Subject to any disclaimer, the term of this	7,174,638	U.S. PATENT DOCUME? R2* 12004 Junii R2* 22007 Hun et al A1* 11/2001 Salenni et al
		patent is extended or adjusted under 35 U.S.C. 154(b) by 312 days.	* cited by esu	
(21)	Appl. No.	11/166,058		niner—C. J Arbes Agent, or Firm—Ladas at
(22)	Filed:	Jun. 24, 2005	(57)	ABSTRACT
(65)		Prior Publication Data		
	US 2006/	0000635 Al Jan. 5, 2006	A method for making a circuit plate ine holes in an insulating layer, forming a	
(20)	F	areign Application Priority Data		layer such that a portion first holes; grinding the con
Ju	h 30, 2004	(TW)	that the portio	n of the conductive layer i a pattern of conductive
(51)	Int. Cl.         dialectric protective layer and the conductive traces; <i>BOSK 3/02</i> (2006.01)         in the protective layer is on the protective layer is the protective layer is one protective layer is one protective layer in the protective layer and the conductive traces; is one protective layer is one protective layer in the protective layer is one protective layer           31) Int. Cl.         2006.01)         in the protective layer is one 200847; 23048		tective layer that covers the ctive traces; forming a patte	
(52)			conductive traces is accessible throug the second holes; and forming condu	
(58)	Field of (	Tassification Search	respectively o	onnected to the conductive
	See applic	ation file for complete search history.		14 Claims, 5 Deaving Sh



#### DOCUMENTS

US 7,383,630 B2

Jun. 10, 2008

-Ladas and Party LLP RACT

it plate includes: forming first forming a conductive layer on t a portion of the conductive fing the conductive layer such tive layer remains in the first conductive traces; forming a st covers the insulating layer ming a pattern of second holes that a portion of each of the e through a respective one of ig conductive bumps that are conductive traces.

earing Sheets



## 

(10) Patent No.: US 7.383.630 B2

**References** Cited U.S. PATENT DOCUMENTS

Primary Examiner—C. J Arbes (74) Attorney, Agent, or Firm—Ladas and Party LLP

ABSTRACT

A method for making a circuit plate includes: forming first

holes in an insulating layer; forming a conductive layer on the insulating layer such that a portion of the conductive

loyer fills the first holes; grinding the conductive layer such that the portion of the conductive layer remains in the first

holes to form a pattern of conductive traces; forming a dielectric protective layer that covers the insulating layer

and the conductive traces; forming a pattern of second holes in the protective layer such that a portion of each of the

conductive traces is accessible through a respective one of

the second holes; and forming conductive humps that are respectively connected to the conductive traces.

14 Claims, 5 Deaving Sheets

Jun. 10, 2008

(45) Date of Patent:

(\$6)

(\$7)

\* cited by examiner

#### **UD United States Patent**

#### Shen

- (54) METHOD FOR MAKING A CIRCUIT PLATE
- (76) Inventor: Yu-Nung Shen, 4F, No. 52, Sec. 2, Chung-Shan N. Rd., Taipei City (TW)
- (\*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 312 days.
- (21) Appl. No.: 11/166,058
- (22) Filed: Jun. 24, 2005
- Prior Publication Data 0651 US 2006/0000635 A1 Jan. 5, 2006
- Foreign Application Priority Data (200)
- (51) Int. Cl.
- 101K 3/18 (2006.01) R05K 3/02 (2006.01)
- (52) U.S. CL .....
- 29/852; 29/835; 29/846; 29/847; 29/848

#### See application file for complete search history.



#### (12) United States Patent Chen

- (54) SEMICONDUCTOR DEVICE ADAPTED FOR MOUNTING ON A SUBSTRATE
- (78) Inventor: I-Ming Chen, No. 60, Late 326, Li-Shan St., Nei-Hu Dist., Taipei City (TW)

(\*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 159(b) by 0 days.

- (21) Appl. No.: 09/765,793
- (22) Filed: Jan. 18, 2001 **Related U.S. Application Data**

(56)

- (63) Centinuation in part of application No. 09/225,431, filed on Nov. 29, 2000.
- (30) Foreign Application Priority Data

1249	Locate vehicutor Locate para				
Oct.	21, 2000 (TW)				
(51)	Int. Cl.?	H01L 23/48; H01L 23/52; H01L 29/40			
		257/777; 257/737 257/737, 726			

#### 257/777, 778, 779, 780, 781, 782, 784, 787 References Cited

U.S. PATENT DOCUMENTS 

(10) Patent No.: US 6,437,448 B1 Aug. 20, 2002 (45) Date of Patent:

\* cited by examiner

(57)

Primary Examiner-Vict Q. Ngayen Austriani Econom-David Neu (74) Attorney, Agent, or Firm-Christenson O'Conner; Johnson Kindness PLLC

#### ABSTRACT

A method for manufacturing a semiconductor device includes the steps of providing a semiconductor chip having a pad-mounting surface with a bonding pad, forming a first bump on the bonding pad, forming a photoresist layer on the pad-mounting surface, forming a second bump which protrudes from the first burny through an upper surface of the photoresist layer, and forming a conductive body on the second burnp. The conductive body has an anchor portion connecting electrically with and encapsolating an upper portion of the second bump, and a contact portion offset from the anchor portion and adapted to be connected to a substrate.

#### 11 Chins, 4 Drawing Shoets



## US007672130B2

(12) United States Patent Shen			(10) Patent No.: US 7,672,130 B2 (45) Date of Patent: Mar. 2, 2010	
(54)	HEAT DISSIPATING DEVICE		7,807,657 B2* 3/2006 Sagito-et al	
(76)	loventor:	Yu-Nung Shen, No. 60, Late 328 Li-Shan Stovet, Nei-Hu District, Taipei City (TW)	2906/0096746 AL* 5/2006	Aupin at al
(*)	Notice:	Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.	* cited by examiner	
(21)	Appl. No.	12/229,971	Privary Euswiner—Joppskash N Gordhi Assistant Euswiner—Courtney Smith (74), Answey, Agent, or Firm—Tewnsend and Townsend and Crow, LLP	
(22)	Filed	Aug. 27, 2008		
(65)		Prior Publication Data	(57) ABST	RACT
	US 2000/0650527 A1 Mar. 5, 2009			
(51)	Foreign Application Priority Data           aj, 31, 2007         (TW)         96214647 U           Int. CL         Int. Str. 729         (2006.01)           U.S. Cl.         361/699, 361/700, 165/104.21; 165/148; 165/165; 422/129           Field of Classification Search         361/695, 361/695, 361/695, 361/695, 361/695, 361/695, 361/695, 361/695, 361/695, 361/695, 361/695, 361/695, 700, 704           See application file for complete search history.         References Cited           U.S. PATENT DOCUMENTS         105		A host dissipating device includes a scaled container having hollow floors and floor-spacing assemblies. Each floor-spac- ing assembly includes hollow spacing walls. Each hollow spacing wall estands from a respective hollow floor and in spaced apart from an adjacent one of the hollow spacing walls of an adjacent one of the floor-spacing assemblies by an ai gay. Each two adjacent ones of the hollow floors are inter- connected through the hollow spacing walls disposed there elsewers. The walled container defines a liquid reservoir, condensate reservoir, and a plurality of fluid passages extend- ing floorigh file hollow spacing walls and the hollow. floor that are disposed between the liquid reservoir and the con- densate reservoir.	
	-	2* 6/2005 Abiko et al	9 Claims, 6 D	



# THANK YOU!